


20 Gbps CLOCKED COMPARATOR

Typical Applications

The HMC874LC3C is ideal for:

- ATE Applications
- High Speed Instrumentation
- Digital Receiver Systems
- Pulse Spectroscopy
- High Speed Trigger Circuits
- Clock & Data Restoration

Functional Diagram



Features

Propagation Delay Clock to Output: 120 ps Overdrive & Slew Rate Dispersion: 10 ps

Minimum Pulse Width: 60 ps

Resistor Programmable Hysteresis

Differential Clock Control
Input Bandwidth: 10 GHz
Power Dissipation: 150 mW
RSCML Version Available

16 Lead 3x3 mm SMT Package: 9 mm²

General Description

The HMC874LC3C is a SiGe monolithic, ultra fast comparator. The comparator supports operation while providing 120 clock to data output delay and 60 ps minimum pulse width with 0.2 ps rms random jitter (RJ). 25 Gbps operation can be achieved with reduced output voltage swing. Overdrive and slew rate dispersion are typically 10 ps, making the device ideal for a wide range of applications from ATE to broadband communications. The output stages are designed to directly drive 400 mV into 50 ohms terminated to Vtt = (Vcco -2.0 V). The HMC874LC3C features high-speed latches with programmable hysteresis, and is configured to operate as a clocked comparator.

Electrical Specifications

 $T_A = +25$ °C, Vcci = +3.3 V, Vcco = +2.0 V, $CLK / \overline{CLK} = 1.6 \text{ V}$ to 2.4 V, Vcci = -3 V, $Vcci = -3 \text$

Parameter	Conditions	Min.	Тур.	Max	Units
Input Voltage Range	Maximum DC Input Current = 20 mA	-2		2	V
Input Differential Voltage		-1.75		1.75	V
Input Offset Voltage (V _{OS})			±5		mV
Input Offset Voltage, Temperature Coefficient			15		μV / °C
Input Bias Current			15		uA
Input Bias Current Temperature Coefficient			50		nA / °C
Input Offset Current			4		μΑ
Input Impedance			50		Ω
Common Mode Input Impedance			350		ΚΩ
Differential Input Impedance			15		ΚΩ
Hysteresis	Rhys = ∞		±1		mV



20 Gbps CLOCKED COMPARATOR

Clock Characteristics

Parameter	Conditions	Min.	Тур.	Max	Units
Clock Input Impedance	Each Pin		50		Ω
Clock to Data Output Delay, tdp			120		ps
Clock Input Range		1.6	2.0	2.4	V
Clock Max Frequency, fmax			25		GHz

DC Output Characteristics, Vcco = +2.0 V, $V_{tt} = 0 \text{ V}$

Parameter	Conditions	Min.	Тур.	Max	Units
Output Voltage High Level, Voh		1.03	1.09	1.14	V
Output Voltage Low Level, Vol		0.65	0.71	0.81	V
Output Voltage Differential Swing		440	760	980	mV _{pp}

AC Performance

Parameter	Conditions	Min.	Тур.	Max	Units
Propagation Delay - t _{PD} , t _{PDL} , t _{PDH}	VOD = 500 mV	80	85	110	ps
Propagation Delay, Temperature Coefficient			0.45		ps / °C
Propagation Delay Skew (Rising to Falling Transition)	VOD - 500 mV		10		ps
VOD ^[1] Dispersion	50 mV <vod <1v<="" td=""><td></td><td>10</td><td></td><td>ps</td></vod>		10		ps
t _{PD} vs. Common Mode Dispersion, -1.75 V <vcm <1.75="" td="" v<=""><td>VOD = 500 mV</td><td></td><td>8</td><td></td><td>ps</td></vcm>	VOD = 500 mV		8		ps
Noise (RTI)			5.9		nV/√(Hz) RTI
Equivalent Input Bandwidth [2]		8.6	9.3	12	GHz
Deterministic Jitter (pp)	Deterministic Jitter at 10 Gbps with ±100 mV Overdrive		2		ps
Random Jitter (rms)	Random Jitter at 10 Gbps with ±100 mV Overdrive		0.2		ps rms
Input Signal Minimum Pulse Width	V _{CM} = 0; ±100 mV Overdrive		60		ps
Q / QB Rise Time	From 20% to 80%		24		ps
Q / QB Fall Time	From 20% to 80%		15		ps


^[1] VOD is the input overdrive voltage, for example, $(V_{INP} - V_{INN} - V_{OS})$ where $V_{OS} = \text{input offset voltage}$. [2] Equivalent Input Bandwidth is calculated with the following formula: Bweq=0.22/J (TRCOMP2-TRIN2) where TRIN is the 20%/80% transition time of a quasi-Gaussian signal applied to the comparator input, and TRCOMP is the effective transition time digitized by the comparator.




Power Supply Requirements

Parameter	Conditions	Min.	Тур.	Max	Units
Vcci		3.135	3.3	3.465	V
Vcco		1.8	3.3	3.465	V
Vee		-3.15	-3.0	-2.85	V
Input Supply Current, Icci			9		mA
Output Supply Current, Icco			45		mA
Vee Current, lee			19		mA
Power Dissipation, Pd			140		mW
PSRR, Vcci			38		dB
PSRR, Vee			38		dB


Dispersion vs. Overdrive Voltage




Propagation Delay vs. Common Mode



Output Voltage vs. Temperature




Voltage Swing vs. Temperature







Delay vs. Temperature




Power Dissipation vs. Temperature




Comparator Hysteresis vs. Rhys Control Resistor



Currents vs. Temperature




Comparator Hysteresis vs. Clock Frequency (Rhys = ∞)





Eye Diagram



TJ (1E-12):	6.71 ps	DJ(δ-δ):	3.08 ps	RJ(rms):	265 fs
RJ(δ-δ):	310 fs	DDJ(p-p):	3.24 ps	DCD:	
PJ(rms)	0.0 s			ISI J(p-p)	3.24 ps

Bit Rate	5.00000 Gb/s
Pat Length	127 Bits
Div. Ratio	1:8

Absolute Maximum Ratings


-0.5 V to +4 V
-0.5 V to +4 V
-0.5 V to +3.5 V
-2 V to +2 V
-2 V to +2 V
-0.5 V to Vcci +0.5 V
Vee to GND
±20 mA
40 mA
125 °C
0.816 W
49 °C/W
-65 °C to +150 °C
-40 °C to +85 °C
Class 1A





20 Gbps CLOCKED COMPARATOR

Timing Diagram



Power Sequencing

As long as the input signal is not near the -2 V extreme, either Vcc or Vee can be powered on first. However, if the input voltage is more negative than -1.8 V, we recommend the following power-up sequence.

- 1) Vee
- 2) Vcci and Vcco (if Vcco = Vcci)
- 3) Vcco (if different than ground).


Power down would be the reverse of this sequence.


It is also recommended that the device be powered before applying the input signal and also that the input signal be removed prior to power down. This is most important if any of the inputs are more negative than -1.8 V.




20 Gbps CLOCKED COMPARATOR

Outline Drawing







NOTES:

- 1. PACKAGE BODY MATERIAL: ALUMINA
- 2. LEAD AND GROUND PADDLE PLATING:
- 30-80 MICROINCHES GOLD OVER 50 MICROINCHES MINIMUM NICKEL.
- 3. DIMENSIONS ARE IN INCHES [MILLIMETERS].
- 4. LEAD SPACING TOLERANCE IS NON-CUMULATIVE.
- 5. PACKAGE WARP SHALL NOT EXCEED 0.05mm DATUM -C-
- ${\bf 6.}$ ALL GROUND LEADS MUST BE SOLDERED TO PCB RF GROUND.
- 7. PADDLE MUST NOT BE DC GND. THERMAL DISSIPATION PATH ONLY.

Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking [2]
HMC874LC3C	Alumina, White	Gold over Nickel	MSL3 [1]	H874 XXXX

^[1] Max peak reflow temperature of 260 $^{\circ}\text{C}$

^{[2] 4-}Digit lot number XXXX




20 Gbps CLOCKED COMPARATOR

Pin Descriptions


Pin Number	Function	Description	Interface Schematic
1	VTP	Termination resistor return pin for INP Input.	VTP,
2	INP	Non-Inverting analog input	VTN 50 Ω
3	INN	Inverting analog input	INP,
4	VTN	Termination resistor return pin for INN input	
5, 16	Vcci	Positive supply voltage input stage.	
6	CLK	Clock input pin, inverting side.	CLK, CLK 0
7	CLK	Clock input pin, non-inverting side.	=
8	CLKRTN	Clock RTN pin, connect to GND.	
9, 12	Vcco	Positive supply voltage for the output stage.	
10	Q	Inverting output. Q bar is at logic low if the analog voltage at the non-inverting input, INP, is greater than the analog voltage at the inverting input, INN, after a positive transition on CLK and negative transition on CLK.	Vcco
11	Q	Non-inverting output. Q is at logic high if the analog voltage at the non-inverting input, INP, is greater than the analog voltage at the inverting input, INN, after a positive transition on CLK and negative transition on CLK.	
14	HYS	Hysteresis Control pin. This pin should be left disconnected to minimize hysteresis. Connect to Vee with a resistor to add the desired amount of hysteresis.	O HYS
13	Vee	Negative power supply, -3V.	
15	RTN	Return for ESD protection, connect to GND.	
	Package Base	Do not DC GND. Thermal dissipation path only.	



Evaluation PCB



Back Side





20 Gbps CLOCKED COMPARATOR


List of Materials for Evaluation PCB 125932 [1]

Item	Description
J1	8 Pos. Vertical TIN
J2 - J7	2.92 mm 40 GHz Jack
J8	Terminal Strip, Single Row 3 Pin SMT
JP1, JP2	2 Pos. Vertical TIN
C1 - C3, C5, C6, C8 - C10	100 pF Capacitor, 0402 Pkg.
C4, C7, C11	330 pF Capacitor, 0402 Pkg.
C11 - C13	4.7 uF Tantalum
TP1 - TP4	DC Pin, Swage Mount
U1	HMC874LC3C Comparator
PCB	125929 Evaluation PCB

^[1] Reference this number when ordering complete evaluation PCB

The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads should be connected directly to the ground plane similar to that shown. The exposed paddle should not be electronically connected to DC GND, thermal dissipation path only. A sufficient number of via holes should be used to connect the top and bottom ground planes in order to provide good RF grounding to 25 GHz. The evaluation circuit board shown is available from Hittite upon request.

Application Circuits



^[2] Circuit Board Material: Rogers 4350 or Arlon 25FR



Application Circuits: CLK, CLK Interfacing

Figure A1: Resistor Network





Figure A2: Bias Tee





20 Gbps CLOCKED COMPARATOR

Application Circuits (cont.): Output Interfacing

Figure B1: Output to Oscilloscope

